Qocket No.: P2001,0158

reby certify that this correspondence is being deposited with the United States Postal Service with sufficient pulltage as/First Class Mail in an envelope addressed to the Commissioner for Patents, P.O. Box 1450,

Alexandria, VA 22313-1450, on the date indicated below.

Date: December 31, 2003

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applid. No.

10/657,928

Applicant

Wolfgang Gustin et al. September 10, 2003

Art Unit

Filed

to be assigned

Examiner

to be assigned

Docket No.

P2001,0158

Customer No.:

24131

INFORMATION DISCLOSURE STATEMENT

Hon: Commissioner for Patents

Sir:

In accordance with 37 C.F.R. 1.98 copies of the following patents and/or publications are submitted herewith:

- L. Nesbit et al.: "A 0.6 µm² 256Mb Trench DRAM Cell With Self-Aligned BuriEd STrap (BEST)", IEDM 1993, pp. 627-630;
- G. Bronner et al.: "A Fully planarized 0.25µm CMOS Technology for 256Mbit DRAM and Beyond", 1995 Symposium on VLSI Technology Digest of technical Papers, Kyoto, Japan, pp. 15-16;

Stanley Wolf: "Silicon Processing For The VLSI Era - Volume 2: Process Integration", Lattice Press, Sunset Beach, California, cover page only;

D. Widmann et al.: "Technologie hochintegrierter Schaltungen", Springer Verlag, Heidelberg, Germany, 2nd ed., cover page only;

U. Gruening et al.: A Novel Trench DRAM Cell with a <u>VERtI</u>cal Access Transistor and <u>BuriEd Strap</u> (VERI BEST) for 4Gb/16Gb", *IEEE*, 1999, 4 pp. This reference had been submitted in an earlier IDS and the word "trench" had been omitted from the title inadvertently. The Examiner is kindly requested to make the change.

Respectfully submitted,

Gregory L. Mayback __Reg. No. 40,719

For Applicants

Date: December 31, 2003

Lerner And Greenberg, P.A. Post Office Box 2480 Hollywood, FL 33022-2480

Tel: (954) 925-1100 Fax: (954) 925-1101

/bmb

FORM PTO-1449 (SUBSTITUTE)

.S. DEPARTMENT OF COMMERCE TENT AND TRADEMARK OFFICE

> INFORMATION DISCLOSURE STATEMENT BY APPLICANT (37 CFR 1.98(b))

Attorney Docket	No.
P2001,0158	

Applic. No. 10/657,928

Applicant

Wolfgang Gustin et al.

Filing Date

Group Art Unit

September 10, 2003

U.S. PATENT DOCUMENTS

EXAMINER INITIALS		PATENT NO.	DATE	PATENTEE	CLASS	SUB CLASS	FILING DATE
	Α		·				
	В						
	С			-			
	D						
	E						
	F						
	G						
	Н						
·	1						

FOREIGN PATENT DOCUMENT

	DOCUMENT NO.	DATE	COUNTRY	CLASS	SUB CLASS	TRAI YES	
J	DOGGINENT NO.	57112		OL/100	OL, NO	1.20	1.10
κ							
L							
М		,					
N			·				

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, etc.)

0	L. Nesbit et al.: "A 0.6 μm² 256Mb Trench DRAM Cell With Self-Aligned BuriEd STrap (BEST)", <i>IEDM</i> 1993, pp. 627-630
P	G. Bronner et al.: "A Fully planarized 0.25µm CMOS Technology for 256Mbit DRAM and Beyond", 1995 Symposium on VLSI Technology Digest of technical Papers, Kyoto, Japan, pp. 15-16

EXAMINER

DATE CONSIDERED

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

							Sh	eet 2	of 3		
OTP E	FORM PTO-14 SU.S. DEPARTM PATENT AND 1	IENT O	F COMMERCE		Attorney Docket No.: Applic. No. P2001,0158 10/657,928						
JAN 0 5 2004	INFO	RMAT	TION DISCLOSURE NT BY APPLICANT	Applicant Wolfgang Gustin et al.							
· ·		(37 (CFR 1.98(b))		Filing Date September 10, 2		oup Art U	nit			
			U.S.	PATENT	DOCUMENTS						
	EXAMINER INITIALS		PATENT NO.	DATE	PATENTEE	CLASS	SUB CLASS	FILI DA			
	INTIALS	Α	TAILNI NO.	DAIL	TATENIEE	OLAGO	OLAGO	<u> </u>	<u> </u>		
		В									
		С				 					
		D				 					
		E									
		F			"	·					
		G		<u> </u>							
		Н									
		1									
		I	FOREIC	SN PATE	NT DOCUMENT	·	<u> </u>	<u> </u>			
			DOCUMENT NO.	DATE	COUNTRY	CLASS	SUB CLASS	TRAI YES			
		J	, 5000	5,,,,,		02.00	02.7.00	120			
		К					:				
		L									
		М									
		N									
	ОТН	ER D	OCUMENTS (Inclu	uding Aut	hor, Title, Date, Pe	rtinent Pa	iges, etc.)			
		0			ssing For The VLSI E unset Beach, Califor						
		Р	D. Widmann et al.: Verlag, Heidelberg	"Technolo , German	ogie hochintegrierter y, 2 nd ed., cover page	Schaltung only	en", <i>Sprin</i>	ger			

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

DATE CONSIDERED

EXAMINER

PEZO	F
JAN 0 5 200%	را الم
STEAT & TOACETTE	Ż

FORM PTO-1449 (SUBSTITUTE)

U.S. DEPARTMENT OF COMMERCE ATENT AND TRADEMARK OFFICE

INFORMATION DISCLOSURE STATEMENT BY APPLICANT (37 CFR 1.98(b))

Attorney Docket No.:
P2001,0158

Applic. No.

10/657,928

Applicant

Wolfgang Gustin et al.

Filing Date

Group Art Unit

September 10, 2003

U.S. PATENT DOCUMENTS

EXAMINER INITIALS		PATENT NO.	DATE	PATENTEE	CLASS	SUB CLASS	FILING DATE
	Α						
	В						
	С						
	D						
	E						
	F						
	G						
	Н						
	I						

FOREIGN PATENT DOCUMENT

	DOCUMENT NO.	DATE	COUNTRY	CLASS	SUB CLASS	TRAI YES	
J							
к							
L							
 М							
Ν							

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, etc.)

EXAMINER

DATE CONSIDERED

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.